Abstract: In this work, a multiple-Vt solution with a Vt range of -200mV and a tight Vt distribution is demonstrated to enable the design flexibility for a 3nm CMOS technology. This is achieved by ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback